I am an undergraduate researcher focusing on automated design space exploration across circuit and architectural levels for AI acceleration. My work examines algorithmic approaches for generating and validating hardware structures beyond manually designed templates, spanning behavioral state-transition representations, CMOS implementations, and accelerator organizations.

I am particularly interested in abstraction-aware representation design for hardware generation and optimization, as well as architecture-level design space exploration methods that derive accelerator organizations from workload and mapping characteristics.